UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/630,853	07/31/2003	Han-Jong Kim	2557-000168/US	1965
30593 7590 07/31/2007 HARNESS, DICKEY & PIERCE, P.L.C. P.O. BOX 8910			EXAMINER	
			WEINMAN, SEAN M	
RESTON, VA	20193		ART UNIT	PAPER NUMBER
			2115	
		·	MAIL DATE	DELIVERY MODE
			07/31/2007	PAPER

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

	Application No.	Applicant(s)				
	10/630,853	KIM, HAN-JONG				
Office Action Summary	Examiner	Art Unit				
	Sean Weinman	2115				
The MAILING DATE of this communication ap Period for Reply	opears on the cover sheet with the c	orrespondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION. - Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication. - If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication. - Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).						
Status						
1) Responsive to communication(s) filed on am	endment filed on 22 May 2007.					
	is action is non-final.					
· <u> </u>	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
• • • • • • • • • • • • • • • • • • • •	closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.					
Disposition of Claims		,				
4)⊠ Claim(s) <u>1-20</u> is/are pending in the applicatio	on.					
4a) Of the above claim(s) is/are withdrawn from consideration.						
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-20</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction and	or election requirement.	·				
Application Papers						
9)☐ The specification is objected to by the Examiner.						
10)⊠ The drawing(s) filed on <u>27 October 2003</u> is/are: a)⊠ accepted or b)□ objected to by the Examiner.						
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).						
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).						
11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.						
Priority under 35 U.S.C. § 119						
12)⊠ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a)⊠ All b)□ Some * c)□ None of:						
	1. Certified copies of the priority documents have been received.					
 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage 						
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).						
* See the attached detailed Office action for a list of the certified copies not received.						
Attachment(s)						
1) Notice of References Cited (PTO-892) 4) Interview Summary (PTO-413)						
2) Notice of Draftsperson's Patent Drawing Review (PTO-948) Paper No(s)/Mail Date Notice of Informal Patent Application						
B) Information Disclosure Statement(s) (PTO/SB/08) Paper No(s)/Mail Date 5) Notice of Informal Patent Application 6) Other:						

DETAILED ACTION

This amendment is in response to the amendment and arguments/remarks filed on 22 May 2007.

Claims 1-20 are pending.

5

Claim Rejections - 35 USC § 112

The following is a quotation of the first paragraph of 35 U.S.C. 112:

The specification shall contain a written description of the invention, and of the manner and process of making and using it, in such full, clear, concise, and exact terms as to enable any person skilled in the art to which it pertains, or with which it is most nearly connected, to make and use the same and shall set forth the best mode contemplated by the inventor of carrying out his invention.

10

15

20

25

Claims 1-20 are rejected under 35 U.S.C. 112, first paragraph, as failing to comply with the enablement requirement. The claim(s) contains subject matter that was not described in the specification in such a way as to enable one skilled in the art to which it pertains, or with which it is most nearly connected, to make and/or use the invention.

As per claims 1-5 and 7-20 "a processor having a processor core and at least one peripheral device" is not clearly understood. Paragraph [0024] of the specification recites "the processor 200 may include a control circuit 210, a multiplexer (hereinafter, referred to as a MUX) 250, a processor core 260, and a peripheral device 270." It is unclear if the peripheral device is within the processor as shown in Figure 1 and 2 of the drawings as well as mentioned throughout the specification.

As per claim 6, "a processor having a processor core and at least one peripheral device" from independent claim 1 along with "wherein the peripheral device is at least one of a wireless LAN card, a PC card, and a liquid crystal display (LCD)" from dependent claim 6 is not clearly

Page 3

Application/Control Number: 10/630,853

Art Unit: 2115

understood. Paragraph [0024] of the specification recites "the processor 200 may include a control circuit 210, a multiplexer (hereinafter, referred to as a MUX) 250, a processor core 260, and a peripheral device 270." Additionally, paragraphs [0036] of the specification recites "The processor core 260 may be a central processing unit (CPU) used in mobile telephones, PDAs, and computer systems generally, and the peripheral device 270 may include a wireless LAN card, a PC or PCMCIA card, and a liquid crystal display (LCD)." The processor having processor core and at least one peripheral device is also shown in Figure 1 and 2 of the drawings as well as mentioned throughout the specification. It is uncertain how the processor can have a have at least one of a wireless LAN card, a PC or PCMCIA card, and a liquid crystal display (LCD) within the processor.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

15

10

5

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102'of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

20

Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Kim (US Patent Application Publication 2002/0026596) in view of Tam et al. (US Patent No. 6,608,528)

As per claims 1 and 7, Kim teaches the invention comprising:

a selecting circuit for outputting a selection signal (Figure 2 Reference 140 and

25 Paragraph [0017] lines 1-5);

Art Unit: 2115

5

10

15

20

a high-speed control circuit for controlling high-speed operations in response to the selection signal (Figure 2 Reference 130 and Paragraph [0014]); and

a low-speed and low-power control circuit for controlling low-speed and low-power operations in response to the selection signal (Figure 2 Reference 120 and Paragraph [0015]); and

a multiplexer for interfacing one of the high-speed control circuit and the low-speed and low-power control circuit (Figure 2 Reference 160 and Paragraph [0018]).

Kim, however, does not teach that the selecting circuit determines the operational frequency of the processor and outputs the selection signal based on the evaluation of the operational frequency of the processor. Additionally, Kim does not teach that the processor has a processor core and at least one peripheral device. Specifically, Kim teaches a processor with a high-speed control circuit and a low-speed control circuit, a multiplexer that is controlled by a selection signal for selecting either the high-speed or low-speed control circuits.

Tam et al. teaches a clock control circuit for a processor that monitors and determines the operating frequency of the processor and then outputs a selection signal to control the processor clock to reduce the power consumed by the processor. Tam et al. teaches a selecting circuit for determining an operational state or operating frequency of the processor and for outputting a selection signal based on the determination (Col. 9 lines 34-55). Additionally, Tam et al. teaches controlling the clock of a processor core and a peripheral device (Col. 1 lines 58-61 Processor Core and FSB unit). In summary, Tam et al. teaches monitoring and determining the operating frequency of the processor and then controlling the clock speed of the processor in order to

Art Unit: 2115

5

10

15

20

reduce the power consumed and additionally controlling the clock speed of a processor core and peripheral device.

It would have been obvious to one of ordinary skill in the art to combine the teachings of Kim and Tam et al. because they both teach a processor having a controller unit to control the clock frequency of a processor. Tam et al. teaches the deficiency of Kim by teaching a selection circuit for determining an operational frequency and outputting a selection signal based on that determination to control the clock of the processor to reduce the power consumed and controlling the clock of a processor core and peripheral device.

As per claims 2 and 8, Kim and Tam et al. teach the invention comprising:

Kim teaches the high-speed control circuit controls the high-speed operations of one of at least the processor core and the peripheral device when the operational frequency determined is a normal mode (Figure 2 Reference 130 and Paragraph [0014]), and the low-speed and low-power control circuit controls the low-speed and low-power operations of one of at least the processor core and the peripheral device when the operational frequency determined is a slow mode (Figure 2 Reference 120 and Paragraph [0015]). Tam et al. teaches the determining whether the processor operating frequency is in a slow or normal mode (Col. 9 lines 34-55). Additionally, Tam et al. teaches a processor core, peripheral device and a control circuit controlling the frequency of the processor core and the peripheral device (Col. 1 lines 58-61 Processor Core and FSB unit).

As per claims 3 and 9, Tam et al. teaches the invention comprising:

Art Unit: 2115

5

10

15

wherein the selecting circuit compares the operating frequency of the processor with a predetermined threshold frequency and outputs the selection signal based on the compared result (Col. 9 lines 34-55).

As per claim 4, Kim and Tam et al. teach the invention comprising:

Kim teaches the high-speed control circuit controls the high-speed operations of one of at least the processor core and the peripheral device when the operating frequency of the processor is higher than the predetermined threshold frequency (Figure 2 Reference 130 and Paragraph [0014]), and the low-speed and low-power control circuit controls the low-speed and low-power operations of one of at least the processor core and the peripheral device when the operating frequency of the processor is lower than the predetermined threshold frequency (Figure 2 Reference 120 and Paragraph [0015]). Tam et al. teaches the determining whether the processor operating frequency is operating higher or lower than a predetermined threshold (Col. 9 lines 34-55). Additionally, Tam et al. teaches a processor core, peripheral device and a control circuit controlling the frequency of the processor core and the peripheral device (Col. 1 lines 58-61 Processor Core and FSB unit).

As per claim 5, Tam et al. teaches the invention comprising:

processor core is a central processing unit (CPU) (Col. 1 lines 58-61).

As per claims 10 and 20, Kim and Tam et al. teach the invention comprising:

Kim teaches a circuit for selecting a control circuit from a plurality of control circuits

(Figure 2 and Paragraphs [0014], [0015], and [0017] lines 1-5)

Art Unit: 2115

5

10

15

20

Tam et al. teaches selecting based on an operating frequency of a processor (Col. 9 lines 34-55), the control circuit for controlling one of at least a first device and a second device (Col. 1 lines 58-61 Processor Core and FSB unit).

As per claim 11, Kim and Tam et al. teaches the invention comprising:

Kim teaches an interface device for interfacing the selected control circuit with at least one of the first device and the second device (Figure 2 Reference character 160).

Additionally, Tam et al. teaches a processor core, peripheral device and a control circuit controlling the frequency of the processor core and the peripheral device (Col. 1 lines 58-61 Processor Core and FSB unit It would have been obvious to one of ordinary skill in the art that a interface is present for the control circuit to control both the processor core and FSB unit).

As per claim 12, Tam et al. teaches the invention comprising:

the circuit for selecting compares an operating frequency of the processor to a threshold value in a process of selecting the control circuit from the plurality of control circuits (Col. 9 lines 34-55).

As per claim 13, Kim and Tam et al. teach the invention comprising:

Kim teaches selecting a first control circuit of the plurality of control circuits when the operating frequency is higher than the threshold value (Figure 2 Reference 130 and Paragraph [0014]).

Tam et al. teaches the determining whether the processor operating frequency is operating higher than a predetermined threshold (Col. 9 lines 34-55).

As per claim 14, Kim and Tam et al. teach the invention comprising:

Art Unit: 2115

5

10

15

20

Kim teaches selecting a second control circuit of the plurality of control circuits when the operating frequency is lower than the threshold value (Figure 2 Reference 120 and Paragraph [0015]).

Tam et al. teaches the determining whether the processor operating frequency is operating higher than a predetermined threshold (Col. 9 lines 34-55).

As per claim 15, Tam et al. teaches the invention comprising:

the circuit for selecting evaluates a mode of the processor in a process of selecting the control circuit from the plurality of control circuits (Col. 9 lines 34-55).

As per claim 16, Kim and Tam et al. teaches the invention comprising:

Kim teaches selecting a first control circuit of the plurality of control circuits when the mode is a normal mode (Figure 2 Reference 130 and Paragraph [0014]).

Tam et al. teaches the determining whether the processor operating frequency is in a normal mode (Col. 9 lines 34-55).

As per claim 17, Kim and Tam et al. teaches the invention comprising:

Kim teaches selecting a second control circuit of the plurality of control circuits when the mode is a slow mode (Figure 2 Reference 130 and Paragraph [0014]).

Tam et al. teaches the determining whether the processor operating frequency is in a slow mode (Col. 9 lines 34-55).

As per claim 18, Kim teaches the invention comprising:

control circuits includes at least a high-speed control circuit and a low-speed and low-power control circuit (Figure 2 Reference 130 and 120 and Paragraph [0014] and [0015]);

As per claim 19, Tam et al. teaches the invention comprising:

Art Unit: 2115

5

10

15

20

the first device is a processor core and the second device is a peripheral device (Col. 1 lines 58-61 Processor Core and FSB unit).

Claims 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Kim (US Patent Application 2002/0026596) in view of Tam et al. (US Patent No. 6,608,528) and in further view of Applicant's Admission of Prior Art (AAPA).

As per claim 6, Kim and Tam et al. teach the claimed invention for the all the reasons stated above. Kim and Tam et al. do not teach that the peripheral device is a wireless LAN card, a PC card, and a liquid crystal display. Specifically, Kim and Tam et al. teach a processor with a high-speed control circuit and a low-speed control circuit, a multiplexer that is controlled by a selection signal for selecting either the high-speed or low-speed control circuits based on the operating state of the processor.

The AAPA teaches a processor having a processor core, peripheral device and a control circuit controlling the frequency of the processor core and the peripheral device. The AAPA teaches the peripheral device is at least one of a wireless LAN card, a PC card, and a liquid crystal display (LCD) (Figure 1 Prior Art and Paragraphs [0006] and [0009]). In summary, the AAPA teaches that the peripheral device is a wireless LAN card, a PC card, and a liquid crystal display (LCD).

It would have been obvious to one of ordinary skill in the art to combine the teachings of Kim and the AAPA because they both teach a processor having a controller unit to control the clock frequency of a processor. The AAPA teaches the deficiency of Kim by teaching that the control unit also controls a peripheral device that is a wireless LAN card, a PC card, and a liquid crystal display (LCD).

Art Unit: 2115

5

10

15

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Sean Weinman whose phone number is (571) 272-2744. The examiner can normally be reached on Monday-Friday from 8:00-4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Thomas Lee can be reached on (571) 272-3667. The fax number for the organization where this application or proceeding is assigned is (703) 872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Sean Weinman Examiner Art Unit 2115

THOMAS LEE

SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2100